

## 16.384 X 1-BIT DYNAMIC RAM

# MK4116(J/N/E)-2/3

#### **FEATURES**

- ☐ Recognized industry standard 16-pin configuration from MOSTEK
- 150ns access time, 320ns cycle (MK 4116-2)
   200ns access time, 375ns cycle (MK 4116-3)
- $\Box$  ± 10% tolerance on all power supplies (+12V, ±5V)
- □ Low power: 462mW active, 20mW standby (max)
- Output data controlled by CAS and unlatched at end of cycle to allow two dimensional chip selection and extended page boundary

#### DESCRIPTION

The MK 4116 is a new generation MOS dynamic random access memory circuit organized as 16,384 words by 1 bit. As a state-of-the-art MOS memory device, the MK 4116 (16K RAM) incorporates advanced circuit techniques designed to provide wide operating margins, both internally and to the system user, while achieving performance levels in speed and power previously seen only in MOSTEK's high performance MK 4027 (4K RAM).


The technology used to fabricate the MK 4116 is MOSTEK's double-poly, N-channel silicon gate, POLY II® process. This process, coupled with the use of a single transistor dynamic storage cell, provides the maximum possible circuit density and reliability, while maintaining high performance

- ☐ Common I/O capability using "early write" operation
- Read-Modify-Write, RAS-only refresh, and Pagemode capability
- All inputs TTL compatible, low capacitance, and protected against static charge
- □ 128 refresh cycles
- ☐ ECL compatible on VBB power supply (-5.7V)

capability. The use of dynamic circuitry throughout, including sense amplifiers, assures that power dissipation is minimized without any sacrifice in speed or operating margin. These factors combine to make the MK 4116 a truly superior RAM product.

Multiplexed address inputs (a feature pioneered by MOSTEK for its 4K RAMS) permits the MK 4116 to be packaged in a standard 16-pin DIP. This recognized industry standard package configuration, while compatible with widely available automated testing and insertion equipment, provides highest possible system bit densities and simplifies system upgrade from 4K to 16K RAMs for new generation applications. Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

#### **FUNCTIONAL DIAGRAM**



## PIN CONNECTIONS

V <sub>BB</sub>	ı <b>⊈•</b>	<b>1</b> 16	Vss
DIN	2 [	<b>)</b> 15	CAS
WRITE	3 🗖	14	DOUT
RAS	4 🕻	<b>]</b> 13	A <sub>6</sub>
Ao	5 🗖	] 12	A <sub>3</sub>
A2	6 □	þii	A4
Aı	7 □	þю	A <sub>5</sub>
$V_{DD}$	8 🖳	9	$v_{cc}$

#### **PIN NAMES**

Ao-A6	ADDRESS INPUTS	WRITE	READ/WRITE INPUT
CAS	COLUMN ADDRESS	∨ <sub>BB</sub>	POWER (-5V)
	STROBE	Vcc	POWER (+5V)
DIN	DATA IN	VDD	POWER (+12V)
DOUT	DATA OUT	Vss	GROUND
RĂŠ	ROW ADDRESS STROBE		

#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on any pin relative to VBB	0V to +15.0V 0V 0°C to + 70°C 5°C to +150°C 5°C to +125°C 50mA	permanent damag stress rating only of the device at tions above those tional sections of implied. Exposurating conditions
------------------------------------	---	--

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may

## RECOMMENDED DC OPERATING CONDITIONS<sup>6</sup>

 $(0^{\circ}C \leq T_{A} \leq 70^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDD VCC VSS VBB	10.8 4.5 0 -4.5	12.0 5.0 0 5.0	13.2 5.5 0 -5.7	Volts Volts Volts Volts	2 2,3 2 2
Input High (Logic 1) Voltage, RAS, CAS, WRITE	VIHC	2.4		7.0	Volts	2
Input High (Logic 1) Voltage, all inputs except RAS, CAS WRITE	VIH	2.2		7.0	Volts	2
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0		.8	Volts	2

## DC ELECTRICAL CHARACTERISTICS

(  $0^{\circ}C \le TA \le 70^{\circ}C$ ) (VDD = 12.0V  $\pm$  10%, VCC = 5.0V  $\pm$ 10%; -5.7V  $\le$  VBB  $\le$  -4.5V; VSS = 0V)

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT Average power supply operating current (RAS, CAS cycling; tRC = tRC Min	IDD1 ICC1 IBB1		35 ,. 200	mA μA	4 5
STANDBY CURRENT Power supply standby current (RAS = VIHC, DOUT = High Impedance)	I <sub>DD2</sub> ICC2 IBB2	10	1.5 10 100	mA μA μA	
REFRESH CURRENT Average power supply current, refresh mode (RAS cycling, CAS = VIHC; tRC = tRC Min	IDD3 ICC3 IBB3	10	25 10 200	mΑ μΑ μΑ	4
tPC = tPC Min	IDD4 ICC4 IBB4		27 200	mA μA	4 5
INPUT LEAKAGE Input leakage current, any input $(V_{BB} \approx -5V, \ 0V \le V_{IN} \le +7.0V, \ all \ other$ pins not under test = 0 volts)	(L)	-10	10	μΑ	
OUTPUT LEAKAGE Output leakage current (DOUT is disabled, $0V \le V_{OUT} \le +5.5V$ )	<sup>1</sup> 0(L)	-10	10	μΑ	
OUTPUT LEVELS Output high (Logic 1) voltage (IOUT = -5mA)	VOH	2.4		Volts	3
Output low (Logic 0) voltage (IOUT = 4.2 mA)	VOL	<u> </u>	0.4	Volts	

#### NOTES:

- T<sub>A</sub> is specified here for operation at frequencies to t<sub>RC</sub> ≥ t<sub>RC</sub> (min). Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating parameters are met. See figure 1 for derating curve.
- All voltages referenced to V<sub>SS</sub>.
- Output voltage will swing from V<sub>SS</sub> to V<sub>CC</sub> when activated with no current loading. For purposes of maintaining data in standby
- mode,  $\rm V_{CC}$  may be reduced to  $\rm V_{SS}$  without affecting refresh operations or data retention. However, the  $\rm V_{OH}$  (min) specification is not guaranteed in this mode.
- I<sub>DD1</sub>, I<sub>DD3</sub>, and I<sub>DD4</sub> depend on cycle rate. See figures 2,3, and 4 for I<sub>DD</sub> limits at other cycle rates.
  - I<sub>CC1</sub> and I<sub>CC4</sub> depend upon output loading. During readout of high level data V<sub>CC</sub> is connected through a low impedance (135½ typ) to data out. At all other times I<sub>CC</sub> consists of leakage currents only.

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (6,7,8)

		MK 4116-2		MK 4116-3			
PARAMETER	SYMBOL	MIN	MAX		MAX	UNITS	NOTES
Random read or write cycle time	tRC	320		375		ns	9
Read-write cycle time	tRWC	320		375		ns	9
Read modify write cycle time	tRMW	320		405		ns	9
Page mode cycle time	tPC	170		225		ns	9
Access time from RAS	tRAC		150		200	ns	10,12
Access time from CAS	tCAC		100		135	ns	11,12
Output buffer turn-off delay	tOFF	0	40	0	50	ns	13
Transition time (rise and fall)	tΤ	3	35	3	50	ns	8
RAS precharge time	tRP	100		120		ns	
RAS pulse width	tRAS	150	10,000	200	10,000	ns	
RAS hold time	tRSH	100		135		ns	
CAS hold time	tCSH	150		200		ns	
CAS pulse width	tCAS	100	10,000	135	10,000	ns	
RAS to CAS delay time	tRCD	20	50	25	65	ns	14
CAS to RAS precharge time	tCRP	-20		-20		ns	
Row Address set-up time	tASR	0		0		ns	
Row Address hold time	tRAH	20		25		ns	
Column Address set-up time	tASC	-10		-10		ns	
Column Address hold time	tCAH	45		55		ns	
Column Address hold time referenced to RAS	<sup>t</sup> AR	95		120		ns	
Read command set-up time	tRCS	0		0		ns	
Read command hold time	tRCH	0		0		ns	
Write command hold time	twcH	45		55		ns	
Write command hold time referenced to RAS	twcr	95		120		. ns	
Write command pulse width	tWP	45		55		ns	
Write command to RAS lead time	<sup>t</sup> RWL	50		70		ns	
Write command to CAS lead time	tCWL	50		70		ns	
Data-in set-up time	tDS	0		0		ns	15
Data-in hold time	tDH	45		55		ns	15
Data-in hold time referenced to RAS	tDHR	95		120		ns	
CAS precharge time (for page-mode cycle only)	tCP	60		80		ns	
Refresh period	tREF		2		2	ms	
WRITE command set-up time	twcs	-20		-20		ns	16
CAS to WRITE delay	tCWD	60		80		ns	16
RAS to WRITE delay	tRWD	110		145		ns	16

#### NOTES (Continued)

- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- 7 AC measurements assume tT = 5ns.
- VIHC (min) or VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also transition times are measured between
- VIHC or VIH and VIL.
  The specifications for tRC (min) tRMW (min) and tRWC (min) are used only to indicate cycle time at which proper operation over the full
- temperature range (0°C  $\leq$  TA  $\leq$  70°C) is assured Assumes that tRČD  $\leq$  tRCD (Max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the 10. amount that tRCD exceeds the value shown.
- 11. 12. Assumes that tRCD (max).
- Measured with a load equivalent to 2 TTL loads and 100pF.
- tOFF (max) defines the time at which the output achieves the open circuit 13. condition and is not referenced to output voltage levels.

- Operation within the tRCD (max) limit insures that tRAC (max) can be met, tRCD (max) is specified as a reference point only if tRCD is greater than the specified tRCD (max) limit, then access time is controlled
- 15. These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles
- tWCS, tCWD and tRWD are restrictive operating parameters in read 16. write and read modify write cycles only. If tWCS ≥ tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If tCWD ≥ tCWD (min) and tRWD ≥ tRWD (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; If neither of the above sets of conditions is satisfied the condition of the data out (at access time) is
- indeterminate. Effective capacitance calculated from the equation  $C = \frac{1\Delta t}{\Delta V}$ 17.  $\Delta V$  with  $\Delta$  = 3 volts and power supplies at nominal levels. CAS = VIHC to disable DOUT.

18.

## AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C) \text{ (VDD} = 12.0V \pm 10\%; V_{SS} = 0V; V_{BB} = -5.7V \le VBB \le -4.5V)}$ 

PARAMETER	SYMBOL	TYP	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> -A <sub>6</sub> ), D <sub>1N</sub>	C <sub>I1</sub>	4	5	pF	17
Input Capacitance RAS, CAS, WRITE	C <sub>I2</sub>	8	10	pF	17
Output Capacitance (DOUT)	c <sub>0</sub>	5	7	pF	17,18




Fig. 1 Maximum ambient temperature versus cycle rate for extended frequency operation.  $T_A$  (max) for operation at cycling rates greater than 2.66 MHz ( $t_{CYC}$ <375ns) is determined by  $T_A$  (max) C = 70-9.0 x (cycle rate MHz -2.66) for -3,  $T_A$  (max) C = 70-9.0 x cycle rate MHz -3.125MHz) for -2 only.




Fig. 3 Maximum  $I_{DD3}$  versus cycle rate for device operation at extended frequencies.  $I_{DD3}$  (max) curve is defined by the equation:

 $I_{DD3}$ (max) mA = 10 + 6.5 x cycle rate [MHz] for -3  $I_{DD3}$ (max) mA = 10 + 5.5 x cycle rate [MHz] for -2




Fig. 2 Maximum  $I_{DD1}$  versus cycle rate for device operation at extended frequencies,  $I_{DD1}$  (max) curve is defined by the equation:

 $I_{DD1}$  (max) mA = 10 + 9.4 x cycle rate [MHz] for -3  $I_{DD1}$  (max) mA = 10 + 8.0 x cycle rate [MHz] for -2

## CYCLE TIME tpc(ns)







Fig. 4 Maximum  $I_{DD4}$  versus cycle rate for device operation in page mode.  $I_{DD4}$  (max) curve is defined by the equation:


 $I_{DD4}$  (max) mA = 10 + 3.75 x cycle rate [MHz] for -3  $I_{DD4}$  (max) mA = 10 + 3.2 x cycle rate [MHz] for -2






## READ-WRITE/READ-MODIFY-WRITE CYCLE






## PAGE MODE READ CYCLE



## PAGE MODE WRITE CYCLE



#### DESCRIPTION (continued)

System oriented features include ± 10% tolerance on all power supplies, direct interfacing capability with high performance logic families such as Schottky TTL, maximum input noise immunity to minimize "false triggering" of the inputs (a common cause of soft errors), on-chip address and data registers which eliminate the need for interface registers, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of his memory system. The MK 4116 also incorporates several flexible timing/operating modes. In addition to the usual read, write, and read-modify-write cycles, the MK 4116 is capable of delayed write cycles, page-mode operation and RAS-only refresh. Proper control of the clock inputs(RAS, CAS and WRITE) allows common I/O capability, two dimensional chip selection, and extended page boundaries (when operating in page mode).

#### **ADDRESSING**

The 14 address bits required to decode 1 of the 16,384 cell locations within the MK 4116 are multiplexed onto the 7 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks. The first clock, the Row Address Strobe (RAS), latches the 7 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 7 column address bits into the chip. Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the occurence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold Time specification (tRAH) has been satisfied and the address inputs have been changed from Row address to Column address information.

Note that  $\overline{CAS}$  can be activated at any time after trap and it will have no effect on the worst case data access time (trap) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing endpoints result from the internal gating of  $\overline{CAS}$  which are called trap (min) and trap (max). No data storage or reading errors will result if  $\overline{CAS}$  is applied to the MK 4116 at a point in time beyond the trap (max) limit. However, access time will then be determined exclusively by the access time from  $\overline{CAS}$  (trap) rather than from  $\overline{CAS}$  (trap), and access time from  $\overline{CAS}$  will be lengthened by the amount that trap exceeds the trap (max) limit.

#### DATA INPUT/OUTPUT

Data to be written into a selected cell is <u>latched</u> into an on-chip register by a combination of <u>WRITE</u> and <u>CAS</u> while <u>RAS</u> is active. The later of the signals (<u>WRITE</u> or <u>CAS</u>) to make its negative transition is the strobe for the Data In (DIN) register. This permits several options in the write cycle timing. In a write cycle, if the <u>WRITE</u> input is brought low (active)

prior to CAS, the DIN is strobed by CAS, and the set-up and hold times are referenced to CAS. If the input data is not available at CAS time or if it is desired that the cycle be a read-write cycle, the WRITE signal will be delayed until after CAS has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS. (To illustrate this feature, DIN is referenced to WRITE in the timing diagrams depicting the read-write and page-mode write cycles while the "early write" cycle diagram shows DIN referenced to CAS).

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which CAS is active (low). Data read from the selected cell will be available at the output within the specified access time.

#### **DATA OUTPUT CONTROL**

The normal condition of the Data Output (DOUT) of the MK 4116 is the high impedance (open-circuit) state. That is to say, anytime CAS is at a high level, the DOUT pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. DOUT will remain valid from access time until CAS is taken back to the inactive (high level) condition.

If the memory cycle in progress is a read, read-modify write, or a delayed write cycle, then the data output will go from the high impedance state to the active condition, and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. Onchaving gone active, the output will remain valid until CAS is taken to the precharge (logic 1) state, whether or not RAS goes into precharge.

If the cycle in progress is an "early-write" cycle (WRITE active before CAS goes active), then the output pin will maintain the high impedance state throughout the entire cycle. Note that with this type of output configuration, the user is given full control of the DOUT pin simply by controlling the placement of WRITE command during a write cycle, and the pulse width of the Column Address Strobe during read operations. Note also that even though data is not latched at the output, data can remain valid from access time until the beginning of a subsequent cycle without paying any penalty in overall memory cycle time (stretching the cycle).

This type of output operation results in some very significant system implications.

Common I/O Operation — If all write operations are handled in the "early write" mode, then DIN can be connected directly to DOUT for a common I/O data bus.

Data Output Control — DOUT will remain valid during a read cycle from tCAC until CAS goes back to a high level (precharge), allowing data to be valid from one cycle up until a new memory cycle begins with no penalty in cycle time. This also makes the RAS/CAS clock timing relationship very flexible.

Two Methods of Chip Selection - Since DOUT

is not latched,  $\overline{CAS}$  is not required to turn off the outputs of unselected memory devices in a matrix. This means that both  $\overline{CAS}$  and/or  $\overline{RAS}$  can be decoded for chip selection. If both  $\overline{RAS}$  and  $\overline{CAS}$  are decoded, then a two dimensional (X,Y) chip select array can be realized.

Extended Page Boundary — Page-mode operation allows for successive memory cycles at multiple column locations of the same row address. By decoding CAS as a page cycle select signal, the page boundary can be extended beyond the 128 column locations in a single chip. (See page-mode operation).

#### **OUTPUT INTERFACE CHARACTERISTICS**

The three state data output buffer presents the data output pin with a low impedance to VCC for a logic 1 and a low impedance to VSS for a logic 0. The effective resistance to VCC (logic 1 state) is 420  $\Omega$  maximum and 135 $\Omega$  typically. The resistance to VSS (logic 0 state) is 95  $\Omega$  maximum and 35  $\Omega$  typically. The separate VCC pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the VCC pin may have power removed without affecting the MK 4116 refresh operation. This allows all system logic except the RAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

#### PAGE MODE OPERATION

The "Page Mode" feature of the MK 4116 allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "page-mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.

The page boundary of a single MK 4116 is limited to the 128 column locations determined by all combinations of the 7 column address bits. However, in system applications which utilize more than 16,384 data words, (more than one 16K memory block), the page boundary can be extended by using CAS rather than RAS as the chip select signal. RAS is applied to all devices to latch the row address into each device and then CAS is decoded and serves as a page cycle select signal. Only those devices which receive both RAS and CAS signals will execute a read or write cycle.

## REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 128 row addresses within each 2 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles. RAS-only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the IDD3 specification.

## **POWER CONSIDERATIONS**

Most of the circuitry used in the MK 4116 is dynamic and most of the power drawn is the result of an address strobe edge. Consequently, the dynamic power is primarily a function of operating frequency rather than active duty cycle (refer to the MK 4116 current waveforms in figure 5). This current characteristic of the MK 4116 precludes inadvertent burn out of the device in the event that the clock inputs become shorted to ground due to system malfunction.

Although no particular power supply noise restriction exists other than the supply voltages remain within the specified tolerance limits, adequate decoupling should be provided to suppress high frequency noise resulting from the transient current of the device. This insures optimum system performance and reliability. Bulk capacitance requirements are minimal since the MK 4116 draws very little steady state (DC) current.

In system applications requiring lower power dissipation, the operating frequency (cycle rate) of the MK 4116 can be reduced and the (guaranteed maximum) average power dissipation of the device will be lowered in accordance with the IDD1 (max) spec limit curve illustrated in figure 2. NOTE: The MK 4116 family is guaranteed to have a maximum IDD1 requirement of 35mA @ 375ns cycle (320ns cycle for the -2) with an ambient temperature range from 0° to 70°C. A lower operating frequency, for example 1 microsecond cycle, results in a reduced maximum Idd1 requirement of under 20mA with an ambient temperature range from 0° to 70°C.

It is possible the MK4116 family (-2 and 3 speed selections for example) at frequencies higher than specified, provided all AC operating parameters are met. Operation at shorter cycle times (<tRC min) results in higher power dissipation and, therefore, a reduction in ambient temperature is required. Refer to Figure 1 for derating curve.

NOTE: Additional power supply tolerance has been included on the VBB supply to allow direct interface capability with both -5V systems -5.2V ECL systems.




Fig. 5 Typical Current Waveforms

Although RAS and/or CAS can be decoded and used as a chip select signal for the MK 4116, overall system power is minimized if the Row Address Strobe (RAS) is used for this purpose. All unselected devices (those which do not receive a RAS) will remain in a low power (standby) mode regardless of the state of CAS.

#### **POWER UP**

The MK 4116 requires no particular power supply sequencing so long as the Absolute Maximum Rating Conditions are observed. However, in order to insure compliance with the Absolute Maximum Ratings, MOSTEK recommends sequencing of power supplies

such that VBB is applied first and removed last. VBB should never be more positive than VSS when power is applied to VDD.

Under system failure conditions in which one or more supplies exceed the specified limits significant additional margin against catastrophic device failure may be achieved by forcing RAS and CAS to the inactive state (high level).

After power is applied to the device, the MK 4116 requires several cycles before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.

### TYPICAL CHARACTERISTICS

